We report on the progress of the new NSLS timing system. There are three types of requirements for NSLS timing system: clocks, synchronization and trigger circuits. All ring revolution frequency clocks are generated using ECL and high speed TTL logic. The synchronization circuits allows to fill both storage rings with any bunch pattern. The triggers are generated by using commercially available digital delay generators. The delay unit's outputs are ultrastable, with a resolution of 5 ps, and are programmed by computer via IEEE 488 interface. The block diagrams, description of all major timing components and the present status are provided in this paper.
INTRODUCTION
Electrons are injected into the NSLS storage rings from a 750 MeV booster synchrotron fed by a 120 Mev linac [ 11. Each injection cycle populates one bunch into the booster, which then is extracted into either storage ring. The multibunch fill is achieved by sequencing the injection/extraction cycle to all bunches, one bunch at a time.
The NSLS timing system was commissioned in 1979 [2] , which did not include the control for the single bunch transfer. In 1982, this function was added as an add-on timing system (single bunch transfer system [3] ) which is controlled by its own microprocessor [4] . Although, this hybrid timing system has provided single bunch transfer operation, routinely, but it has become complex and difficult to maintain. The reliability has been poor and, occasionally, the timing jitter has been high.
The new timing system is simple and integrated; and is described in the following sections. Following data are useful in understanding the timing system: UV rf frequency = 52.8856 Mhz X-ray rf frequency = 52.8875 Mhz Booster harmonic number = 5 UV harmonic number = 9 X-ray harmonic number = 30. counter generates booster revolution clock @rf/5) which is synchronized to the storage ring bunch marker (brf/90) by a sync reset signal. This synchronization, discussed more later, is necessary because when a new ring is selected to fill (changing the rf clock to the counter), the sync is lost.
I-7803-3053-6/96/$5 .OO '1996 IEEE Tphasel, is synchronized with the storage ring bunch marker Next, this clock ( sync brf/5 ) is sent to the (brf/90), as well as, with the linac bunch clock (phased brf/S). programmable delay (# 1) which provides 5 equally spaced This generates a master sync signal, which is used to trigger all delays. Each delay step is equal to the rf time period and it other triggers as described in the "TRIGGER section. This allows to select all five phases of brf/5 clock, precisely. ensures that all trigger output are in phase with the linac Further, this clock is fine tuned by another programmble delay bunch.
(#2). The setting resolution of this delay is -1 nsec, which allows to tune the phased brf/5 clock to the linac.
The storage ring bunch marker clock (bri790), is generated as shown in the synchronization circuits.
The last counter (HOOO) generates -10 khz clock, which is used by booster ramping power supplies. Figure 3 shows the relative timings of above described signals and the sequence of events occur as follows: the Trep clock generates a flag for the computer, signaling, that it has next 20 msec for loading any new delay values into the injection delay units. Also, during this time, the booster bunch The synchronization circuits consist of one delay unit is selected, when computer selects one of five programmed DG535, few flip-flops and gates, as shown in figure 2. The delays in delay # 1 shown in the figure 2. Sync reset signal, delay section A generates injection repetition clock (Trep), generated by Tphasel is used to reset the booster counter. The with time period selectable in increment of 1/60 sec. A 60 hz master sync signal, sequenced by TPhase2 sign& is Used to line signal triggers this delay section, while the delay is trigger all delay units described in the TRIGGER section. programmed to few msec less than desired repetition rate. Two additional clocks, Tphasel and Tphase2, are generated from All triggers are generated by ultrastable, low jitter programmable delay units. These delay units ( DG 535 -Stanford Research Systems) are available, commercially, and the output delays can be set via IEEE 488 interface. Each delay unit is programmed to trigger from an external signal and provides upto four independent programmable outputs (A,B,C and D). The output jitter is lower than 0.5 ns and each Figure 2 -Synchronization circuits delay can be set with a resolution of 5 psec, if needed.
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VI. STATUS
The computer interface to four delay units has been tested with an update request rate of 2 hz. The test has been successful and have demonstrated that all delays, required for injectiodejection, can be updated in less than 20 ms. The synchronization logic and clock circuits have been built and are being tested. The fast trigger distribution amplifiers are under construction, which will be used for driving triggers at their locations. The preliminary test on the complete system will start within a month and it is expected that the new system will be operational soon after that
